Анализ эффективности каскадного кодирования для повышения выносливости многоуровневой NAND флеш-памяти

Андрей Николаевич Трофимов; Феликс Александрович Таубин

doi:10.15622/ia.22.2.4

Andrey Trofimov Saint Petersburg State University of Aerospace Instrumentation (SUAI)
Feliks Taubin Saint Petersburg State University of Aerospace Instrumentation (SUAI)

DOI:

https://doi.org/10.15622/ia.22.2.4

Keywords:

multilevel NAND flash memory, threshold voltage distribution, Normal-Laplace mixture model, concatenated coding, performance analysis, endurance

Abstract

The increasing storage density of modern NAND flash memory chips, achieved both due to scaling down the cell size, and due to the increasing number of used cell states, leads to a decrease in data storage reliability, namely, error probability, endurance (number of P/E cycling) and retention time. Error correction codes are often used to improve the reliability of data storage in multilevel flash memory. The effectiveness of using error correction codes is largely determined by the model accuracy that exhibits the basic processes associated with writing and reading data. The paper describes the main sources of disturbances for a flash cell that affect the threshold voltage of the cell in NAND flash memory, and represents an explicit form of the threshold voltage distribution. As an approximation of the obtained threshold voltage distribution, a Normal-Laplace mixture model was shown to be a good fit in multilevel flash memories for a large number of rewriting cycles. For this model, a performance analysis of the concatenated coding scheme with an outer Reed-Solomon code and an inner multilevel code consisting of binary component codes is carried out. The performed analysis makes it possible to obtain tradeoffs between the error probability, storage density, and the number of P/E cycling. The resulting tradeoffs show that the considered concatenated coding schemes allow, due to a very slight decrease in the storage density, to increase the number of P/E cycling up to 2–2.5 times than their nominal endurance specification while maintaining the required value of the bit error probability.

References

1. Advances in Non-Volatile Memory and Storage Technology. Second Edition. Eds.: Magyari-Köpe B., Nishi Y. Amsterdam.: Woodhead Publishing. 2019. 662 p.
2. Gao B. Emerging Non-Volatile Memories for Computation-in-Memory. 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 2020. pp. 381–384. DOI: 10.1109/ASP-DAC47756.2020.9045394.
3. Ishimaru K. Future of Non-Volatile Memory – From Storage to Computing. IEEE International Electron Devices Meeting (IEDM). 2019. pp. 1.3.1–1.3.6. DOI: 10.1109/IEDM19573.2019.8993609.
4. Ishimaru K. Non-Volatile Memory Technology for Data Age. 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). 2018. pp. 1–4. DOI: 10.1109/ICSICT.2018.8564815.
5. Gerardin S., Paccagnella A. Present and future non-volatile memories for space. IEEE Transactions on Nuclear Science. 2010. vol. 57. no. 6. pp. 3016–3039. DOI: 10.1109/TNS.2010.2084101.
6. Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices. Eds.: Brewer J., Jill M. Wiley–IEEE Press. 2008. 792 p.
7. Kang J., Huang P., Han R., Xiang Y., Cui X., Liu X. Flash-based Computing in-Memory Scheme for IOT. Proceedings of the 2019 IEEE 13th International Conference on ASIC (ASICON). 2019. pp. 1–4. DOI: 10.1109/ASICON47005.2019.8983502.
8. Bennett S., Sullivan J. NAND Flash Memory and Its Place in IoT. Proceedings of the 2021 32nd Irish Signals and Systems Conference (ISSC). 2021. pp. 1–6. DOI: 10.1109/ISSC52156.2021.9467859.
9. Aritome S. NAND Flash Memory Technologies. Hoboken.: Wiley. 2016. 432 p.
10. Ohshima S.J. Empowering Next-Generation Applications through FLASH Innovation. Proceedings of the 2020 IEEE Symposium on VLSI Technology 2020. pp. 1–4. DOI: 10.1109/VLSITechnology18217.2020.9265031.
11. Janukowicz J. How New QLC SSDs Will Change the Storage Landscape. IDC White Paper. 2018. Available at: https://www.micron.com/-/media/client/global/documents/products/white-paper/how_new_qlc_ssds_will_change_the_storage_landscape.pdf?la=en (accessed 13.10.2022).
12. Goda A. Recent Progress on 3D NAND Flash Technologies. Electronics. 2021. vol. 10. no. 24. pp. 3156. DOI: 10.3390/electronics10243156.
13. Luo Y., Ghose S., Cai Y., Haratsch E., Mutlu O. Enabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory. IEEE Journal on Selected Areas in Communications. 2016. vol. 34. no. 9. pp. 2294–2311. DOI: 10.1109/JSAC.2016.2603608.
14. Liu W. et al. Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory. Design, Automation & Test in Europe Conference & Exhibition (DATE). 2021. pp. 1729–1732. DOI: 10.23919/DATE51398.2021.9473974.
15. Grupp L., Davis J., Swanson S. The bleak future of NAND flash memory. Proceedings of the 10th USENIX Conference on File and Storage Technologies (FAST’12). 2012. pp. 2.
16. Mielke N. et al. Bit error rate in NAND flash memories. Proceedings of IEEE International Reliability Physics Symposium. 2008. pp. 9–19.
17. Liu J., Hsu C., Wang I., Hou T. Categorization of multilevel-cell storage-class memory: an RRAM example. IEEE Transactions on Electron Devices. 2015. vol. 62. no. 8. pp. 2510–2516. DOI: 10.1109/TED.2015.2444663.
18. Solid-State Drive (SSD) Requirements and Endurance Test Method (JESD218). JEDEC Solid State Technology Association. 2010.
19. Yoon J., Tressler G. Advanced Flash Technology Status, Scaling Trends & Implications to Enterprise SSD Technology Enablement. Flash Memory Summit. 2012.
20. Maislos A. A New Era in Embedded Flash Memory. Flash Memory Summit. 2011.
21. Fan B., Qin M., Siegel P. Enhancing the Expected Lifetime of NAND Flash by Short q-Ary WOM Codes. IEEE Communications Letters. 2018. vol. 22. no. 7. pp. 1302–1305. DOI: 10.1109/LCOMM.2017.2776200.
22. Chee Y., Kiah H., Vardy A., Yaakobi E. Explicit and Efficient WOM Codes of Finite Length. IEEE Transactions on Information Theory. 2020. vol. 66. no. 5. pp. 2669–2682. DOI: 10.1109/TIT.2019.2946483.
23. Yaakobi E., Yucovich A., Maor G., Yadgar G. When do WOM codes improve the erasure factor in flash memories? IEEE International Symposium on Information Theory (ISIT). 2015. pp. 2091–2095. DOI: 10.1109/ISIT.2015.7282824.
24. Jiang A., Li Y., Gad E., Langberg M., Bruck J. Joint rewriting and error correction in write-once memories. IEEE International Symposium on Information Theory (ISIT). 2013. pp. 1067–1071. DOI: 10.1109/ISIT.2013.6620390.
25. Solomon A., Cassuto Y. Error-Correcting WOM Codes: Concatenation and Joint Design. IEEE Transactions on Information Theory. 2019. vol. 65. no. 9. pp. 5529–5546. DOI: 10.1109/TIT.2019.2917519.
26. Micheloni R., Marelli A., Ravasio R. Error Correction Codes for Non-Volatile Memories. Springer Science & Business Media. 2008. 338 p.
27. Li S., Zhang T. Improving multi-level NAND flash memory storage reliability using concatenated BCH- TCM coding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010. vol. 18. no. 10. pp. 1412–1420. DOI: 10.1109/TVLSI.2009.2024154.
28. Dong G., Xie N., Zhang T. On the Use of Soft-Decision Error-Correction Codes in NAND Flash Memory. IEEE Transactions on Circuits and Systems I: Regular Papers. 2011. vol. 58. no. 2. pp. 429–439. DOI: 10.1109/TCSI.2010.2071990.
29. Dolecek L., Cassuto Y. Channel coding for nonvolatile memory technologies: Theoretical advances and practical considerations. Proceedings of the IEEE. 2017. vol. 105. no. 9. pp. 1705–1724. DOI: 10.1109/JPROC.2017.2694613.
30. Taubin F.A., Trofimov A.N. [Concatenated Reed–Solomon/lattice coding for multi-level flash memory]. Trudy SPIIRAN – SPIIRAS Proceedings. 2018. vol. 2(57). pp. 75–103. DOI: 10.15622/sp.57.4. (In Russ.).
31. Taubin F.A., Trofimov A.N. [Concatenated coding for multi-level flash memory with low error correction capabilities in outer stage]. Trudy SPIIRAN – SPIIRAS Proceedings. 2019. vol. 18. no. 5. pp. 1149–1181. DOI: 10.15622/sp.2019.18.5.1149-1181. (In Russ.).
32. IEEE Std 1890-2018. IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes. 2019. pp. 1–51.
33. Taubin F.A., Trofimov A.N. [Concatenated coding with inner two-level TB/SPC code for multi-level flash memory]. Volnovaja jelektronika i infokommunikacionnye sistemy: Sb. nauchn. tr. XXIII mezhdunarodnoj konf. [XXIII International Conference Wave electronics and infocommunication systems: Collected papers]. 2020. pp. 354–361. (In Russ.).
34. Trofimov A.N., Taubin F.A. [Analysis of concatenated coding scheme for the multilevel flash memory using normal-Laplace mixture]. Volnovaja jelektronika i infokommunikacionnye sistemy: Sb. nauchn. tr. XXV mezhdunarodnoj konf. [XXV International Conference Wave electronics and infocommunication systems: Collected papers]. 2022. pp. 109–113. (In Russ.).
35. Cai Y., Ghose S., Haratsch E., Luo Y., Mutlu O. Error characterization, mitigation, and recovery in Flash Memory-Based solid-state drives. Proceedings of IEEE. 2017. vol. 105. no. 9. pp. 1666–1704. DOI: 10.1109/JPROC.2017.2713127.
36. Dong G., Pan Y., Xie N., Varanasi C., Zhang T. Estimating information-theoretical NAND flash memory storage capacity and its implication to memory system design space exploration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012. vol. 20. no. 9. pp. 1705–1714. DOI: 10.1109/TVLSI.2011.2160747.
37. Park S., Moon J. Characterization of Inter-Cell Interference in 3D NAND Flash Memory. IEEE Transactions on Circuits and Systems I: Regular Papers. 2021. vol. 68. no. 3. pp. 1183–1192. DOI: 10.1109/TCSI.2020.3047484.
38. Moon J., No J., Lee S., Kim S., Choi S., Song Y. Statistical Characterization of Noise and Interference in NAND Flash Memory. IEEE Transactions on Circuits and Systems I: Regular Papers. 2013. vol. 60. no. 8. pp. 2153–2164. DOI: 10.1109/TCSI.2013.2239116.
39. Wang X., Dong G., Pan L., Zhou R. Error Correction Codes and Signal Processing in Flash Memory. Ed.: Igor Stievano. IntechOpen. 2011. pp. 57–82. Available at www.intechopen.com/books/flash-memories/error-correction- codes-and-signal processing-in-flash-memory (accessed 13.10.2022).
40. Wang K., Du G., Lun Z., Liu X. Investigation of Retention Noise for 3-D TLC NAND Flash Memory. IEEE Journal of the Electron Devices Society. 2019. vol. 7. pp. 150–157. DOI: 10.1109/JEDS.2018.2886359.
41. Luo Y. et al. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation. Proceedings of the ACM on Measurement and Analysis of Computing Systems. 2018. vol. 2. no. 3. pp 1–48. DOI: 10.1145/3224432.
42. Liu W. et al. Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory. ACM Transactions on Storage. 2022. vol. 18. no. 2. pp 1–25. DOI: 10.1145/3491230.
43. Cai Y., Haratsch E., Mutlu O., Mai K. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling. Proceedings of Design, Automatin and Test in Europe Conference. 2013. pp. 1285–1290. DOI: 10.7873/DATE.2013.266.
44. Li Q., Jiang A., Haratsch E. Noise modeling and capacity analysis for NAND flash memories. Proceedings of IEEE International Symposium on Information Theory. 2014. pp. 2262–2266. DOI: 10.1109/ISIT.2014.6875236.
45. Ashrafi R., Arslan S., Pusane A. On the distribution of the threshold voltage in multi-level cell flash memories. Physical Communication. 2019. vol. 36. no. 1–2. pp. 1–21. DOI: 10.1016/j.phycom.2019.100747.
46. Parnell T., Papandreou N., Mittelholzer T., Pozidis H. Modelling of the Threshold Voltage Distributions of Sub-20nm NAND Flash Memory. IEEE Global Communications Conference. 2014. pp. 2351–2356. DOI: 10.1109/GLOCOM.2014.7037159.
47. Xu Q., Gong P., Chen T. Concatenated LDPC-TCM coding for reliable storage in multi-level flash memories. Proceedings of the 9th International Symposium on Communication System, Networks & Digital Signal Processing (CSNDSP’ 2014). 2014. pp. 166–170.
48. Kurkoski B. Coded modulation using lattices and Reed-Solomon codes, with applications to flash memories. IEEE Transactions on Selected Areas in Communications. 2014. vol. 32. no. 5. pp. 900–908. DOI: 10.1109/JSAC.2014.140510.
49. Clark G., Cain J. Error-Correction Coding for Digital Communications. Plenum Press, 1982. 432 p. (Russ. ed.: Klark Dzh., Kejn Dzh. Kodirovanie s isprav-leniem oshibok v sistemah cifrovoj svyazi. Moscow, Radio i svyaz' Publ. 1987. 392 p.)
50. Trofimov A.N, Taubin F.A. [Evaluation of the union bound for the decoding error probability using characteristic functions]. Informatsionno-upravliaiushchie sistemy – Information and Control Systems. 2021. no. 4. pp. 71–85. DOI: 10.31799/1684-8853-2021-4-71-85. (In Russ.).

Views	1447
Downloads	886

Digital Information Telecommunication Technologies

Performance Analysis of Concatenated Coding to Increase the Endurance of Multilevel NAND Flash Memory

DOI:

Keywords:

Abstract

References

Published

Statistics

How to Cite

Issue

Section

Impact Factor

Navigate

In the Web

Feedback